

# LH5324A00

CMOS 24M (1.5M × 16) Mask-Programmable ROM

## FEATURES

- 1,572,864 words × 16 bit organization
- Access time: 150 ns (MAX.)
- Power consumption:
  - Operating: 357.5 mW (MAX.)
  - Standby: 550 μW (MAX.)
- Static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 42-pin, 600-mil DIP

## DESCRIPTION

The LH5324A00 is a 24M-bit mask-programmable ROM organized as 1,572,864 × 16 bits. It is fabricated using silicon-gate CMOS process technology.

## PIN CONNECTIONS





Figure 1. Pin Connections for DIP Package



5324A00-2

Figure 2. LH5324A00 Block Diagram

**PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> – A <sub>20</sub>	Address input
D <sub>0</sub> – D <sub>15</sub>	Data output
$\overline{\text{CE}}$	Chip Enable input

SIGNAL	PIN NAME
$\overline{\text{OE}}$	Output Enable input
V <sub>CC</sub>	Power supply (+5 V)
GND	Ground

## TRUTH TABLE

$\overline{CE}$	OE	A <sub>0</sub> – A <sub>18</sub>	A <sub>19</sub>	A <sub>20</sub>	DATA OUTPUT D <sub>0</sub> – D <sub>15</sub>	SUPPLY CURRENT	NOTE
H	X	X	X	X	High-Z	Standby (I <sub>SB</sub> )	1
L	H	X	X	X	High-Z	Operating (I <sub>CC</sub> )	1
L	L	X	L	L	Output	Operating (I <sub>CC</sub> )	1
L	L	X	L	H	Output	Operating (I <sub>CC</sub> )	1
L	L	X	H	L	Output	Operating (I <sub>CC</sub> )	1
L	L	X	H	H	Unspecified	Operating (I <sub>CC</sub> )	1, 2

## NOTE:

1. X = H or L; High-Z = High-impedance
2. When the address input at both A<sub>19</sub> and A<sub>20</sub> is high level, outputs become high-impedance irrespective of CE or OE.

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Output voltage	V <sub>OUT</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0°C to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V

DC CHARACTERISTICS (V<sub>CC</sub> = 5 V ±10%, T<sub>A</sub> = 0°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V <sub>IH</sub>		2.2	V <sub>CC</sub> + 0.3	V	
Input 'Low' voltage	V <sub>IL</sub>		-0.3	0.8	V	
Output 'High' voltage	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	2.4		V	
Output 'Low' voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA		0.4	V	
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = 0 V to V <sub>CC</sub>		10	μA	
Output leakage current	I <sub>LO</sub>	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>		10	μA	1
Operating current	I <sub>CC1</sub>	t <sub>RC</sub> = 150 ns		65	mA	2
	I <sub>CC2</sub>	t <sub>RC</sub> = 1 μs		55		
Standby current	I <sub>SB1</sub>	$\overline{CE}$ = V <sub>IH</sub>		2	mA	
	I <sub>SB2</sub>	$\overline{CE}$ = V <sub>CC</sub> - 0.2 V		100		
Input capacitance	C <sub>IN</sub>	f = 1 MHz		10	pF	
Output capacitance	C <sub>OUT</sub>	T <sub>A</sub> = 25°C		10	pF	

## NOTES:

1.  $\overline{CE}/OE = V_{IH}$
2. V<sub>IN</sub> = V<sub>IH</sub> or V<sub>IL</sub>,  $\overline{CE} = V_{IL}$ , outputs open

**AC CHARACTERISTICS ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )**

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	$t_{RC}$	150		ns	
Address access time	$t_{AA}$		150	ns	
Chip enable access time	$t_{ACE}$		150	ns	
Output enable delay time	$t_{OE}$		70	ns	
Output hold time	$t_{OH}$	5		ns	
Output floating time	$t_{CHZ}$		60	ns	1
	$t_{OHZ}$		60	ns	
	$t_{AHZ}$		70	ns	

**NOTE:**

1. This is the time required for the outputs to become high-impedance.

**AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input signal rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL + 100 pF

**CAUTION**

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the  $V_{CC}$  pin and the GND pin.




Figure 3. Timing Chart





Figure 4. Timing Chart  
 (When the Address Input at Both A<sub>19</sub> and A<sub>20</sub> High Level)

PACKAGE DIAGRAM



42-pin, 600-mil DIP

ORDERING INFORMATION

