

LH5324A00

CMOS 24M (1.5M × 16) Mask-Programmable ROM

FEATURES

- 1,572,864 words \times 16 bit organization
 - Access time: 150 ns (MAX.)
 - Power consumption:
 - Operating: 357.5 mW (MAX.)
 - Standby: 550 μ W (MAX.)
 - Static operation
 - TTL compatible I/O
 - Three-state outputs
 - Single +5 V power supply
 - Package: 42-pin, 600-mil DIP

DESCRIPTION

The LH5324A00 is a 24M-bit mask-programmable ROM organized as $1,572,864 \times 16$ bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP Package




Figure 2. LH5324A00 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ – A ₂₀	Address input
D ₀ – D ₁₅	Data output
CE	Chip Enable input

SIGNAL	PIN NAME
OE	Output Enable input
V _{CC}	Power supply (+5 V)
GND	Ground

TRUTH TABLE

CE	OE	A₀ – A₁₈	A₁₉	A₂₀	DATA OUTPUT D₀ – D₁₅	SUPPLY CURRENT	NOTE
H	X	X	X	X	High-Z	Standby (I _{SB})	1
L	H	X	X	X	High-Z	Operating (I _{CC})	1
L	L	X	L	L	Output	Operating (I _{CC})	1
L	L	X	L	H	Output	Operating (I _{CC})	1
L	L	X	H	L	Output	Operating (I _{CC})	1
L	L	X	H	H	Unspecified	Operating (I _{CC})	1, 2

NOTE:

1. X = H or L; High-Z = High-impedance
2. When the address input at both A₁₉ and A₂₀ is high level, outputs become high-impedance irrespective of CE or OE.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0°C to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V _{IH}		2.2	V _{CC} + 0.3	V	
Input 'Low' voltage	V _{IL}		-0.3	0.8	V	
Output 'High' voltage	V _{OH}	I _{OH} = -400 μA	2.4		V	
Output 'Low' voltage	V _{OL}	I _{OL} = 2.0 mA		0.4	V	
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}		10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}		10	μA	1
Operating current	I _{CC1}	t _{RC} = 150 ns		65	mA	2
	I _{CC2}	t _{RC} = 1 μs		55		
Standby current	I _{SB1}	CE = V _{IH}		2	mA	
	I _{SB2}	CE = V _{CC} – 0.2 V		100		
Input capacitance	C _{IN}	f = 1 MHz		10	pF	
Output capacitance	C _{OUT}	T _A = 25°C		10	pF	

NOTES:

1. CE/OE = V_{IH}
2. V_{IN} = V_{IH} or V_{IL}, CE = V_{IL}, outputs open

AC CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0°C to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}	150		ns	
Address access time	t _{AA}		150	ns	
Chip enable access time	t _{ACE}		150	ns	
Output enable delay time	t _{OE}		70	ns	
Output hold time	t _{OH}	5		ns	
Output floating time	t _{CHZ}		60	ns	1
	t _{OHZ}		60	ns	
	t _{AHZ}		70	ns	

NOTE:

1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input signal rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL + 100 pF

CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.






Figure 3. Timing Chart

Figure 4. Timing Chart
(When the Address Input at Both A_{19} and A_{20} High Level)

PACKAGE DIAGRAM



42-pin, 600-mil DIP

ORDERING INFORMATION

LH5324A00
Device Type

D
Package

42-pin, 600-mil DIP (DIP042-P-0600)

CMOS 24M (1.5M x 16) Mask-Programmable ROM

Example: LH5324A00D (CMOS (24M 1.5M x 16) Mask-Programmable ROM, 42-pin, 600-mil DIP)

5324A00-4